mirror of
https://review.haiku-os.org/haiku
synced 2025-02-22 05:29:17 +01:00
Bus Master ATA Status Register, bit 2: > NOTE - even if the device status is read, causing the device > to deassert INTRQ, this bit shall be cleared as well. Clearing this bit fixes DMA transfers for me. Those didn't work because ICH9 ATA controller in PCI native mode wouldn't stop firing interrupts without explicit clearing, despite device status read. git-svn-id: file:///srv/svn/repos/haiku/haiku/trunk@30454 a95241bf-73f2-0310-859d-f6bbb57e9c96